Achieving good detection performance while incurring low complexity is known to be one of the major challenges in multiple-input multiple-output (MIMO) communications based on spatial multiplexing. The tuple search detector (TSD) was recently introduced, improving this trade-off with regard to other tree-search-based algorithms (e.g. single tree search or list sphere detector). Motivated by the tremendous gain achievable through the turbo principle and based on a previously developed soft-output (SO) TSD implementation, this work presents the first soft-input soft-output (SISO) TSD realization, scalable in constellation size and number of antennas and mapped to a highly parallel and pipelined VLSI architecture. The proposed SISO-TSD VLSI realization is instantiated for 4 × 4 MIMO transmission and 64-QAM constellation in 65nm CMOS technology. For a given BER↔complexity trade-off, the throughput ranges from 57.3 Mbps (iterative detection-decoding with 3 iterations) to 403.6 Mbps (non-iterative detection-decoding) at a clock frequency of 454 MHz. The BER↔complexity trade-off can be moreover adjusted according to transmission conditions, reaching >1 Gbps in high SNR scenarios. A silicon area of 0.14 mm 2 (97.7 kGEs) is occupied by the SISO-TSD core, reporting low power dissipation (58.2 mW -73.9 mW) under typical case operat-ing conditions. The proposed detector implementation achieves hence high throughput with reasonable hardware complexity, representing a very competitive strategy with regard to relevant state-of-the-art realizations.
Introduction
Future mobile communication systems will make use of multiple-input multiple-output (MIMO) techniques in combination with high constellation orders to enhance spectral efficiency. The turbo principle (i.e. iterative detection-decoding) is in this regard foreseen as a strategy to approach the full potential of MIMO. Additionally, transmission of spatially multiplexed data streams allows increasing data rates as well as diversity. As it is widely known, in such systems the potential search space grows exponentially with increasing number of transmit antennas (N T ) and constellation size (Q). As a consequence, the inherent high detection complexity of most tree-search-based detection strategies represents a limiting factor towards efficient detector implementation. Low-complex detection strategies provide poor bit error rate (BER) performance (e.g. linear detector, successive/parallel interference cancelation-SIC/PIC detector, . . . ), whereas implementations achieving high BER performance present unusable high complexity (e.g. search approaches like unclipped single tree search sphere detector-STS-SD). Besides the mentioned difficulties concerning complexity, most of today's communication standards define several transmission modes (e.g. up to 8 × 8 MIMO and up to 64-QAM in Long Term Evolution Advanced-LTE-A [1, 2] ), thus becoming flexibility and scalability of detection approaches an additional challenge to be addressed. The tuple search detector (TSD) introduced in [17] has demonstrated to outperform the complexity↔BER-performance tradeoff of comparable tree search detection strategies like STS [25] or list sphere detection (LSD) [31] . Additionally, TSD's search complexity presents a roughly linear trend with N T and Q [4] , hence becoming especially well suited for high-order transmission scenarios (N T ≥ 4, Q > 16). In contrast to breadth-f irst approaches presenting fixed search complexity, the complexity of the so-called depth-f irst detection algorithms (like STS, LSD and TSD) is variable. This fact represents an additional challenge towards practical realizations, since the inherent irregular and data-dependent control flow typically frustrates efficient algorithm parallelization, thus considerably limitig the achievable throughput enhancement. In this work, the first soft-input soft-output (SISO) TSD realization capable of reaching LTE-A data rates is presented and compared to a previously developed soft-output (SO) TSD implementation [3] . The turbo principle [10] allows significant further improvement of BER performance, but it also generally leads to further complexity increase resulting from the multiple detection-decoding runs per received symbol. Both benefit and cost of processing a-priori information from channel decoder will be hence evinced throughout this work.
The considered communications system model is introduced in Section 2, followed by the description of the complexity-reduced SISO-TSD algorithm (Section 3) representing the basis of our implementation. In order to minimize the required resources and speed up the computations, fixed-point arithmetic is utilized, as described in Section 4. Analysis of the computational complexity and the critical path is presented in Section 5. Considered parallelism approaches for further throughput enhancement are detailed in Section 6. In Section 7 the processor architecture is presented and relevant implementation challenges are introduced. Corresponding VLSI implementation results are presented in Section 8 and discussed in Section 9. As summarized in Section 10, low-complexity, scalability and high throughput (up to 1 Gbps) 1 characterize the proposed SISO-TSD implementation, resulting in a very competitive detection strategy with regard to relevant state-of-the-art realizations.
System Model
Throughout this paper, we consider a N T × N R MIMO system based on a bit-interleaved coded modulation (BICM) transmission strategy with N T transmit and N R receive antennas, as depicted in Fig. 1 . A vector u of i.i.d. information bits is encoded by the outer channel encoder with rate R. The resulting stream of vectors c is bit-interleaved with a random interleaver and portioned into blocks c of N T · L bits, where L denotes the number of bits per transmit symbol. For the transmission, the corresponding bits c ∈ C , covered in the set of permitted bit vectors, are mapped (e.g. Gray mapping) onto complex constellation symbols x(c) = [x 0 , ...x N T −1 ] T = map(c) with x i ∈ X , being X the set of valid transmit symbols x i with cardinality #X = #C = 2 L = Q. The transmit energy is normalized so that E {xx H } = E S /N T I, where E s represents the average transmit energy of the transmitter.
Regarding the transmission, we consider an uncorrelated, flat fading channel and an additive noise vector n ∈ C N R ×1 at the receiver with complex components of zero mean i.i.d. gaussian random variables of variance N 0 /2 per real dimension (E {nn H } = N 0 I). The considered passive channel is represented by H ∈ C N R ×N T and is assumed to be perfectly known at the receiver. The received signal y is therefore given by y = Hx + n and the signal-to-noise-ratio (SN R = E s /N 0 ) at the receiver applied to the energy of one information bit can be stated as
At the receiver side, the detection process is carried out by a complex-valued TSD algorithm in conjunction with a PCCC (Parallel Concatenated Convolutional Code) channel decoder, which can operate in iterative detection-decoding fashion. In order to ensure comparability of results, a setup equivalent to the one used in e.g. [11, 32] has been used for our simulations. 2 2 Channel decoder is BCJR-based (Bahl, Cocke, Jelinek and Raviv) and uses (7 R , 5) convolutional codes, 8 internal iterations and rate 1/2. Information block size of 9216 bits (including tail bits) and Gray mapping are used. 
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Fundamentals
Task of the focused detector is the determination of the bits c most likely sent as well as of reliability information for these bits. This can be accomplished by calculating log-likelihood ratios (L-values):
L c m,l |y = ln P c m,l = +1|y P c m,l = −1|y
where Eq. 1 results from application of the max-log approximation [23] . The l-th bit of a symbol sent by the m-th antenna is represented by c m,l and
represents the metric for a set of received symbols y, a given c and the a-priori knowledge L a .x corresponds to a possible transmitted symbol. Consequently, besides the most likely sent symbol arg min
the detection hypothesis) and its corresponding metric λ 0 (c ML ), the detector has to determine also the counterhypotheses arg min
{λ 0 } and their metrics for each bit.
Tree Search Basics
Since brute force (full Max-Log A Posteriori Probability-APP) detection of Eq. 1 is known to be of exponentially growing computational complexity with the number of transmit antennas and order of the constellation, several close to optimal detection approaches have been lately proposed, some of the most promising are based on tree search strategies.
Transforming the detection problem is permitted by the QR-decomposition (QRD) of H = QR, where Q is unitary and R an upper triangular matrix [30] . With modified received symbols y = Q H y, determination of the squared Euclidean distance
can be interpreted as a tree search. Resulting from this, λ 0 can be recursively calculated through the layered partial metric
metric from already estimated symbols
It should be noticed that λ a (x i ) contribution may increase or decrease λ i , depending on both c i, j and the sign of L a (c i, j ). This may lead to exploration of unfavorable nodes during the tree search as well as to exclusion of favorable ones. In order to avoid this effect, monotonously increasing λ i is considered by redefining λ a [19] as
The search is carried out in depth-f irst fashion, successively extending the selected nodes by analyzing their child nodes. As introduced in [20] and described in Section 3.5, a regularized control flow and the parallel calculation of sibling parent nodes as well as of leaf nodes permit a so called one-node-per-cycle implementation [6] . Based on this, the average number of node extensions n performed in the detection is taken as search complexity measure throughout this paper.
Tuple Search and Bit-Specific Candidate Determination
Computing the L-values in Eq. 1 requires the determination of a detection hypothesis and all counterhypotheses as described in Section 3.1. Explicit search for all the needed minimums leads to impractically high n [12] . Therefore, instead of searching all possible minima, TSD [17] searches a subset of T most likely leaves, similarly to the LSD approach. The metrics λ 0 of these leaves are stored in a search tuple T := {λ 0 (c 1 ) , λ 0 (c 2 ) , . . . , λ 0 (c T )}, defining the sphere radius as the maximum metric in the tuple:
The tuple search is additionally combined with separated bit-specific storage of information for the L-value calculation [17] . The resulting TSD achieves much better BER performance than LSD, at a significantly reduced n compared to STS detection. Additionally, adjustment of n ↔BER-performance trade-off is enabled by varying the size of the tuple T.
Complexity Reduction Approaches
Strategies like sorted QR decomposition (SQRD) [30] , MMSE preprocessing [32] as well as sphere and L-values clipping [9] are widely applied approaches towards n reduction. Novel approaches like search sequence determination (SSD) [18] and metric estimation (ME) [4] contribute to further reduce the computational complexity, as described in the following.
Search Sequence Determination (SSD)
The SSD strategy introduced in [18] replaces the costly metric calculations in Eq. 4 and sorting operations required by SE enumeration by few inexpensive basic operations. The SSD approach is based on geometrical position analysis relative to reference nodes x r , determined by
(with · representing a rounding operation to the closest constellation symbol). Resulting enumeration is defined by fixed sequences which are mapped to constellation symbols during the detection, based on the relative position between y i and x r . The computational complexity of this strategy can be further decreased by reducing the amount and length of the considered sequences. As proposed in [18] , in this work only m = 2 sequences of n = 14 partially combined elements have been used. It should be noticed that the SSD strategy represents a very good approximation of the ideal SE enumeration under the assumption that λ i depends exclusively on the Euclidean distance (as it occurs in SO detection). As introduced in [18] and further investigated in [24] , when a-priori information is present (i.e. in SISO detection), the node enumeration resulting from the SSD approach may differ significantly from the ideal SE enumeration. This effect leads to significant BER performance degradation, especially if specif ic leaf sequences (Fig.  2 ) are used. In [18] the Min-Search approach is proposed to mitigate this effect. By means of this strategy the detection performance is significantly enhanced, but the computational complexity increases due to the additional metric computations and sorting operations required. In this work an adaptive hypothesis strategy is applied. In contrast to Min-Search, this approach makes use of the already analyzed symbols instead of searching for additional ones. The set of nodes B considered by the specif ic leaf sequence comprises seven elements (one possible hypothesis x r and six candidate counterhypotheses in real and imaginary directions of x r ) [18] . In case that B contains a symbol x r with lower λ 0 than the initially selected x r , the proposed approach rectifies the potential leaf hypothesis as x r , whereas remaining symbols in B (including the originally selected hypothesis x r ) are treated as potential counter-hypotheses, as illustrated in Fig. 2 . Even though the adaptive hypothesis approach presents a slightly worse BER↔ n trade-off than Min-Search [24] , it does not require the costly additional metric computation and sorting operations incurred by the latter. Adaptive hypothesis represents therefore a very attractive approach towards efficient hardware implementation, as shown in Section 7.2.
Metric Estimation
The computationally expensive operations required for the metric calculation (Eq. 4) can be considerably simplified by an estimation based on the SSD's geometrical approach [4] . Euclidean distances in Eq. 4 are replaced by predefined geometrical distances d m,n corresponding to each of the fixed enumeration sequences:
It is additionally possible to precalculate r 2 ii as well as r 2 ii d 2 m,n , hence reducing the complex products in Eq. 4
to a single real multiplication or even completely dissolving it. This considerable reduction in computational complexity makes this technique especially interesting for realizable hardware implementations.
Algorithm Partitioning and Regularization
The TS-based detection process can be decomposed, as proposed in [20] , in an arbitrary number of regularized loops. The operations performed within each loop have been partitioned into the task blocks §a . . . §n, as illustrated in Fig. 3 . Selection of first node to be extended (Eq. 8) is performed in §a. SSD's geometric position analysis is subsequently carried out in §b , determining the corresponding search sequence and the second node to be extended. Metric (Eq. 9) and interference (Eq. 4) associated to these nodes are determined by §c, § f, §g and §h. Subsequently, the radius tuple is updated (Eq. 7) by §d. Final task within the loop is the selection of the tree layer to be processed during next loop ( §e). As mentioned in Section 3.2, a so called one-node-per-cycle(-loop) realization is desired. Consequently, sibling parent nodes and leaf nodes are assumed to be processed in parallel [18] . For this purpose, it is necessary to define separated blocks which process first ( §a, §c, § f ), second ( §b , §g, §h) and subsequent nodes ( §i, § j, §k) individually. Likewise, definition of task blocks processing candidate symbols ( §l, §m) for later L-values calculation (Eq. 1) in §n is required. In order to extend the SO-TSD functionality to process soft-information from the channel decoder (SISO-TSD), the task blocks computing metric distances ( §c, §g, § j and §l, as highlighted in Fig. 3 ) have been modified to include a-priori information according to Eq. 6. Additionally, the task block §m has been modified to include the adaptive hypothesis strategy described in Section 3.4.1. Fixed-point arithmetic is commonly applied in order to limit the latency and hardware resources required in a practical implementation. However, overflow and quantization errors incurred due to the inherent limited precision typically lead to BER performance degradation in the context of MIMO detection. It is therefore necessary to define the bit-resolution appropriately, according to the trade-off between BER performance and hardware complexity. In [3] a maximum word width of 8 bits 3 was proposed, whereas ∼ 0.3 dB SNR loss has to be accepted. In this work, suitable fixed-point representation of L a (c i, j ) has been additionally investigated and required considerations taken into account, as described throughout the following sections.
Normalization
As investigated in [3] , parameters involved in Eq. 1 and hence in Eq. 4 (
possess a dynamic range fluctuating with the received energy E r . In order to define fixed ranges, independent of transmission conditions, elimination of E r dependency is required. For this purpose, a scaling factor s f = f √ E r (with f representing a constant factor) is utilized to normalize parametersr ii = r ii /s f andL a (c i, j ) = L a (c i, j )/s 2 f , leading toλ i = λ i /s 2 f and Eq. 1 is modified asL c m,l |y = L c m,l |y /s 2 f . Concerning y i and r ij , normalization with s f is not necessary since application of the SSD strategy (Eq. 8) eliminates the energy dependency. A certain scaling factor f is nevertheless required in order to accommodate their dynamic range to the proposed 8-bit quantization. Based on this,ỹ = y i / f andr ij = r ij / f are additionally defined. To ensure flexibility of the proposed detector implementation, fixed-point representation has to be additionally independent of the system configuration. For this purpose, adjusting f and f according to the transmission scheme is proposed [3] , as shown in Table 1 . 4 As a result, definition of different fixed-point representations de- pending on transmission characteristics (as e.g. in [27] ) is avoided. By applying the described normalization, 8-bit fixed-point representation is enabled, independent of transmission conditions and adaptable to different N T and Q by simple adjustment of f and f . The resulting detector presents lower hardware complexity and higher flexibility than comparable sphere detector (SD) realizations [21, 27] , typically requiring greater precision (10-16 bits) to achieve comparable BER performance.
Simulation Results
Figure 4 depicts SNR↔ n achieved at 10 −5 BER, using different transmission and detection schemes operating in a non-iterative receiver. 5 Results corresponding to unclipped (L max = ∞) STS(FLP) detection are depicted representing full max-log-APP SNR performance bound. SIC(FXP) detection has been implemented using the proposed TSD(FXP) realization with limited n = N T , hence representing the lowest n bound. Results corresponding to the proposed TSD for a given SNR↔ n trade-off are also included [3] . As depicted, fixed-point arithmetic leads to ∼0.3dB SNR degradation with respect to the analogous TSD floating point approach. Metric underestimations resulting from the limited precision lead, in addition, to a n reduction of ∼20 %. It should be noticed that SNR↔ n difference between TSD(FLP) and TSD(FXP) is approximately constant for the considered transmission configurations, hence validating the flexible normalization approach proposed in Section 4.1. Additonally, it should be observed that SNR↔ n relationship is adjustable according to transmission requirements, ranging from close to full max-log-APP SNR performance at significantly reduced n, to SIC SNR performance and complexity. For the depicted SNR↔ n trade-offs, TSD(FXP) achieves considerable complexity reduction with regard to unclipped STS(FLP) (∼1-6 orders of magnitude less nodes are extended during the tree search), while providing considerable SNR performance gain with respect to SIC (∼4dB in most of the considered scenarios). As long as a-priori information is considered, the complexity of the metric computation increases with increasing Q (e.g. for 64-QAM modulation 6 further additions are required for each partial metric λ i , as derived from Eq. 4). It should be additionally noticed that due to the inherent range limitation, n increases as the bit-width of L a (c i, j ) is reduced, as illustrated in Fig. 5b . In order to keep the added computational complexity as low as possible at no SNR degradation ( Fig. 5a ), 5-bit quantization is selected. A comparison between non-iterative (It = 1) and iterative detection with 3 iterations (It = 4) is depicted in Fig. 6 for different T values. For the SNR↔ n trade-off given by T = 8, a detection performance gain of ∼3 dB is achieved by performing 3 detection-decoding iterations (It = 4) with respect to the non-iterative case (It = 1). This significant performance improvement comes at the cost of ∼7 times higher n. Note that despite this increase, complexity of SISO-TSD with It = 4 is still ∼3 orders of magnitude lower than unclipped STS with It = 1 (Fig. 4 ). As previously observed for the non-iterative case [4] , increasing T beyond a certain value (e.g. 32) does not lead to significant further performance improvement. 
Computational Complexity and Critical Path Estimation
In order to estimate the hardware implementation costs, computational complexity and latency will be analyzed in the subsequent. Resulting from the application of the complexity reduction techniques in Section 3.4 only basic operations (addition, comparison and shift operations) are required to carry out the detection (Eqs. 1, 4-9). The cost of comparison and addition operations is assumed to be approximately equivalent, whereas the shift operation cost is neglegted. Table 2 summarizes the amount of computations c (add-equivalent operations, i.e. addition and comparison) required by each task block for the SISO-TSD. Despite inclusion of a-priori processing (Eq. 6), the metric determination tasks ( §c, §g, § j) still present the lowest computational complexity c. However, dependance on Q is now observed, in contrast to SO-TSD. Except task block §l (approx. 50 % more complex due to processing of a-priori information), c of remaining task blocks remains unaffected in comparison to SO-TSD, presenting §l and §m (i.e. handling the bit-specific metrics) the highest c. Computational complexity depends hence in general on system order (Q, N T ), except for the radius update task §d (growing linearly with T), the mentioned metric determination tasks §c, §g, § j (only depending on Q) and the node selection task blocks §a, §b , §i (independent of N T , Q and T). Regarding the resulting overall computational complexity c total , an increase of 10 % is observed in comparison with SO-TSD (except for 2 × 2 64-QAM, where the Table 2 Computational complexity c (in number of addequivalent operations) and latency of each task block, for different transmission schemes. increase reaches up to 30 %). It should be noticed that doubling N T or Q implies increasing c total by a factor of ∼1.6 ( c total ≈ 4/5 N T ≈ 4/5 Q), which represents a marginal increase compared to the SO-TSD implementation (where a factor ∼1.5 was observed). Concerning latency l, the cost of shift operations is neglected, while the cost of addition and comparison operations is assumed to be equivalent to l = 1 clock cycle. This consideration is a quite conservative design constraint, which ensures achieving the target throughput (depicted in Section 8.1) in a worst-case hardware implementation. For compatibility with the SO-TSD implementation (especially concerning the task scheduling and pipeline-interleaving schemes shown in Section 7) the computations included for processing of a-priori information are also condensed in one clock cycle. This assumption relaxes the previously mentioned conservative design constraint for the metric computation blocks ( §c, §g, § j and §l). As a consequence, slight reduction of the maximum achievable clock frequency should be expected. The latency l = 1 can be hence assumed for the metric determination in both SO and SISO detectors. According to the data dependency analysis, 6 most of the computations enclosed within each task block may be performed in parallel. Considering sufficient parallelization level (varying with N T , Q and T), fixed l can be assumed (shown in Table  2 ). Resulting from this, latency of the regularized loop ( Fig. 3) becomes independent of the system order (N T , Q) and T, in contrast to computational complexity. Loop latency can be further reduced by partially overlapping execution of the comprehended task blocks, resulting in the task scheduling scheme illustrated in Fig.  7c . Since output from blocks §h, §l, §m and §n is never required in the immediately subsequent loop [16] , the critical path is comprised by blocks §a − §e. Considering the latencies given in Table 2 , the critical path presents therefore a latency l cp = 5 clock cycles. Similar assumptions and analysis can be applied to SD and SIC detector implementations, resulting in the schemes shown in Fig. 7a and b, respectively [16] . As illustrated, l cp of the proposed (8-bit precision) SO/SISO-TSD implementation is <1/4 of l cp corresponding to typical 16-bit precision SD realization and <1/2 of 16bit precision SIC detector l cp . In this regard, SSD and ME approaches represent, together with the proposed task scheduling, the main strategies contributing to this considerable reduction of the critical path latency.
Figure 7
Loop latency (in clock cycles), corresponding to different detection strategies. 17 9 S4 X S3 X S2 X S1 X S0 X (c)TSD-SSD-ME [8 bits] (this work)
Parallelization Strategies for Throughput Enhancement
Implementing the bit-and instruction-level parallelism mentioned in Section 5 does not require major considerations besides dependency analysis. 6 The detection throughput is dominated by (1) the number of loops required to complete the detection (or equivalently, n) and (2) the loop latency l cp (for a given frequency).
In order to enhance throughput, further parallelization approaches are considered in this work.
Pipeline-Interleaving
The pipeline-interleaving technique [13] allows increasing the throughput provided that the processed data streams are independent. In this work, this strategy is applied in a similar way as done in [7, 14] , as further described in the following. Task blocks defined in Section 3.5 can be grouped according to their execution times t ex , illustrated in Fig. 7c . Thereby 5 sets of tasks Sx, x = {0, . . . , 4} are defined, each assigned to a different processing element (PE). Notice that those tasks executed after l cp cycles ( §m and §n) are scheduled together with the tasks corresponding to the subsequent loop. Based on this, the throughput can be enhanced by interleaving the execution of sets Sx corresponding to different detection paths d, in pipelined fashion. Figure 8b illustrates the pipelineinterleaving scheme of Sx d , where e.g. S3 2 represents the execution of task set 3 corresponding to detection path 2 (i.e. third interleaved detection path). Throughput and resource utilization are maximized when the number of interleaved detections equals the maximum number of possible pipeline stages P, i.e. P = 5 for the identified critical path (l cp = 5). Assuming in addition that a new detection starts as soon as another has finished, no PE is idle after filling in the pipe. By applying these considerations, resulting average detection throughput τ is enhanced by a factor of nearly 5 with regard to a non-pipelined implementation. It should be noticed that the operations required for processing the a-priori information have been distributed throughout the described pipeline stages, in order to avoid detrimenting the maximum achievable clock frequency with respect to the SO detector implementation in [3] .
SIMD Vectorization
As introduced in [20] , vectorization of n-variable SD (e.g. for parallel orthogonal frequency-division multiplexing (OFDM) subcarrier processing) results in increased average n ( n) per vector element, in contrast to n-fixed detectors (M-algorithm, K-best . . . ). Assuming that a vector is completely processed as soon as the execution of all its q parallel slices have finished, the overall vector latency is determined by the slowest path (i.e. greater n). Resulting from this, n increases with the degree of vectorization q, thereby dramatically affecting the achievable speedup. A simple approach to ease this problem consists in bounding n ≤ n max [20] , but early termination of paths with n > n max leads to BER performance loss. It is nevertheless possible to find a suitable n max , e.g. n max = 1.25 × n, causing negligible BER performance loss while allowing to nearly achieve the maximum feasible speedup q [20] . The simplicity and effectiveness of this approach make it especially interesting for vectorization of n-variable SD, like TSD. The control flow regularization described in Section 3.5 enables almost straightforward application of SIMD vectorization to SO/SISO-TSD. Assuming accordingly vectorized memory access (described in Section 7.1) and bounding n appropriately, τ may be enhanced by a factor of nearly q (τ q-SIMD ≈ q × τ ).
VLSI Architecture
The hardware realization presented in this work is based on the SO-TSD ASIP model and implementation concepts proposed in [3, 5] , extended in order to support processing of a-priori information (SISO-TSD). The design is based on the so-called synchronous transfer architecture (STA) template [8] and is controlled by means of very long instruction words (VLIWs). The architecture is comprised of basic modules known as functional units (FUs). The output ports are buffered with registers so that data produced by a FU can be directly consumed by connected FUs. The proposed design is depicted in Fig. 9 and described through next sections. It is mainly comprised of: -Control unit: the instruction decoder gets VLIWs read from the instruction memory (IMEM) and maps the corresponding operations onto the FUs comprising the design. A Flow Control Unit (FCU) generates IMEM addresses [3] , assisting the sequencer in handling the conditional execution flow (as further detailed in Section 7.1.2). -Data path: it contains data memories (SMEM, VMEMI, VLAMEM, VMEMO), banks of data and address registers and the MIMO detection module, as further detailed throughout the following sections.
Memory
Memory Organization
The design comprises an instruction memory (IMEM) and the four data memories specified in Table 3 .
VMEMI, VLAMEM and VMEMO are q-fold vector memories with regard to SIMD vectorization, while SMEM is scalar. These memories represent buffers of length b f words, with each word containing the information of one detection path. Notice that VLAMEM has been included in the SISO-TSD implementation in order to enable processing a-priori information. Considering 4 × 4 MIMO transmission with 64-QAM constellation, using buffers of size b f = 40 words (i.e. 40 individual detection paths) and disregarding vectorization (q = 1), a total of ∼2 KB data memory is required. 7
Memory Access
The latency cost inherent in memory access frequently penalizes the design achievable throughput. In order to ensure data availability without increasing the detection latency, data access is performed in parallel to the execution of detection tasks. As depicted in Fig. 8a (where Detection Loop represents the regularized loop of Fig. 3 ), the memory access is conditional, randomly triggered by detection termination and channel update events. Consequently, joint control flow of the interleaved detection paths is frustrated. In order to satisfy the individual data access demands of each data path without disrupting the pipelined execution of remaining ones, the pipeline-interleaving scheme illustrated in Fig. 8b is employed, combined with the following approaches [3] :
-Distributed AGU (Address Generation Unit): due to the different nature and frequency of memory access, the address generation functionality has been separately defined and distributively implemented for each of the defined memories. VMEMI, VLAMEM and SMEM access is sequentially performed, thus relying on simple pointers and a register file for address storage. Moreover, VMEMI and VLAMEM present identical access patterns and consequently, data can be loaded simultaneously based on a unique pointer. As proposed in [3] , VMEMO addresses are generated based on tags which ensure that y and the corresponding L-values occupy homologous memory areas in VMEMI and VMEMO, respectively. -SMEM cache: a partial copy of the highly frequently accessed SMEM into a register file is proposed in [3] , thereby allowing faster data access and saving costly memory access operations. SMEM access is thus only required when channel information has to be updated (depending on the channel coherence time). -VMEMI/VLAMEM prefetching: periodic and unconditional read operations are performed during the complete detection process, temporary storing prefetched data (24 bytes) in registers. Internal signaling detects when data has been effectively consumed (i.e. a new detection begins) in order to update VMEMI/VLAMEM pointer accordingly and prefetch new data. -Flow Control Unit (FCU): despite the above described considerations, VMEMO access (triggered by termination of up to P = 5 different detection paths) as well as SMEM access (depending on the channel coherence time) are still conditional. Resulting from this, multiple conditional branch operations have to be performed by the sequencer, as illustrated by the arrows in Fig. 8b . Based on control signals received from the detector module, the FCU (Fig. 9 ) identifies the trigger events and determines the corresponding IMEM address, subsequently transferring it to the sequencer. As a result, the sequencer controls the execution flow by uniquely performing unconditional branch operations.
By applying these strategies, no overhead (i.e. additional clock cycles) is caused and control flow regularization (Section 3.5) is not disrupted due to memory access. It should be noticed that the control-flow and pipeline-interleaving schemes illustrated in Fig. 8 have been extended with respect to [5] in order to include the VLAMEM access operations required for processing a-priori information (SISO-TSD). Resulting latency depends uniquely on the detection process, as described in Section 8.1. The achievable speedup provided by the parallelization approaches considered in Section 6 remains therefore unaffected.
MIMO Detector Module
The task blocks §a − §n (Fig. 3) defined by the proposed algorithm partitioning (Section 3.5) are directly mapped to the STA FUs comprising the MIMO detector module (Fig. 9 ) as detailed in the following.
Node Enumeration Unit (NEU) and Interference Computation Unit (ICU)
The SSD strategy (Eq. 8) is implemented by the NEU (comprised by task blocks §a, §b and §i in Fig. 3) . The predefined sequences are stored in small (∼32 bytes) look-up-tables (LUTs). The operations involved in the determination of the interference-reduced received 
Metric Computation Unit (MCU)
As described in Section 3.4.2, r 2 ii d 2 m,n values are precalculated and stored in SMEM, thus reducing the complexity of Eq. 4 to a simple addition operation (performed in task blocks §c, §g and § j in Fig. 3 ). This unit has been extended with respect to [5] , in order to include the up to L addition operations (Eq. 6) required to take a-priori information from channel decoder into account, as shown in Fig. 10 .
Radius Administration Unit (RAU) and Level Determination Unit (LDU)
The RAU (block §d in Fig. 3) is responsible for updating and sorting the list of leaf metrics λ 0 comprising the search tuple T . The search radius R is adapted according to Eq. 7 by this entity, as detailed in Section 3. Subsequently, the LDU (block §e) makes a decision on the next tree level to be explored, implementing depthfirst tree traversal and prunning subtrees which lead to metrics exceeding the search radius R. Both entities require logic and few comparators to carry out their respective tasks. 
Soft-output Administration Unit (SAU) and L-values Computation Unit (LCU)
SAU (blocks §l and §m in Fig. 3 ) and LCU (block §n) enable generation of soft-information. In block §l those symbols representing the most favorable candidates for (counter-)hypotheses are firstly selected (based on the specif ic leaf sequences mentioned in Section 3.4.1) and their corresponding metrics are computed. Subsequently, in block §m the previously stored hypothesis and counter-hypotheses are replaced by those candidates presenting lower metrics. Resulting metric values are fed to the LCU ( §n), calculating the L-values according to Eq. 1. These entities are internally pipelined according to the 5-stages scheme described in Section 6.1. Block §m has been extended with respect to [5] in order to support the adaptive hypothesis approach described in Section 3.4.1. The update procedure of the hypothesis is depicted in Fig. 2 (analogous procedure is applied to update the counter-hypotheses). The metrics λ 0 of the previously stored hypothesis and the new candidate hypothesis (x hyp. and x r , respectively) are firstly compared. Subsequently, λ 0 and the binary representation (bitmap(x)) of the symbol with the lowest metric are stored. It should be noticed that in [5] , the closest-to-y i constellation symbol (x r in Fig. 2) is directly taken as the candidate hypothesis, whereas in this work the symbol x r ∈ B with the lowest metric is considered instead (i.e. the candidate hypothesis is rectified, as explained in Section 3.4.1). For this purpose, the find_min block shown in Fig. 11 has been included. In this block the metrics λ 0 of all candidate (with p, q = {0, 1, . . . , L}) , requiring (L + 1) 2 comparators. This results in a matrix of binary flags b p,q of size (L + 1) × (L + 1), where the row p containing (L + 1) flags set to "1" 8 corresponds to the 8 Notice that the diagonal elements of the flag matrix (b p,q with p = q) are forced to "1" in order to satisfy this condition.
candidate symbol x p c ∈ B with minimum λ 0 . By these means, the increase in latency of block §m is minimized, at the cost of increasing its area in ∼2 kGE (8.5 kGE in [5] , 10.6 kGE in this work).
Synchronous-Transfer Network
The FUs are connected according to the previously introduced STA principle. The information is intermediately stored in the FUs registered output ports, which act as pipeline registers. The data transfer is synchronously performed in feed-forward fashion among connected FUs. In particular, two data flow paths can be distinguished. Main data stream is fed forward across the units involved in the tree traversal and metric computation (NEU → MCU → RAU → LDU) and subsequently fed backward (LDU → NEU) closing the detection loop in Fig. 3 . The number of ports of each of these blocks has been extended with respect to [5] to include storage and forwarding of a-priori information. In parallel to this, data is fed forward to SAU and finally to LCU for L-values computation.
Implementation Results
In order to assess the implementation complexity of the proposed detector implementation, the described VLSI architecture has been modeled in Verilog HDL and synthesized 9 using Synopsis Design Compiler. RTL and gate-level netlists are verified against the same test vectors generated from a MATLAB/C++ fixed-point model. For the analysis, a detector design configured for N T = N R = 4 with 64-QAM constellation has been instantiated. A maximum clock frequency f max = 454 MHz is reached under typical case operating conditions. 10 
Throughput
Based on the considered pipeline-interleaving strategy (Section 6.1) and disregarding SIMD vectorization (q = 1), average detection throughput τ at frequency f is given by
Regarding iterative receivers, formal determination of the system throughput should take into account (1) the throughput of the MIMO detector (variable with the number of detection-decoding iterations [19, 24] ) and (2) the throughput of the channel decoder. For results comparability and since channel decoder realization is out of the scope of this work, the decoder throughput will be in the following disregarded. Figure 12 depicts the throughput corresponding to the proposed SISO-TSD realization, both in an iterative detection-decoding system with 3 iterations (It = 4) as well as in a non-iterative system (It = 1). In both cases, different throughput↔SNR-performance tradeoffs are shown (adjustable through the tuple size T). As expected from the complexity trend observed in Fig. 6 , the throughput of SISO detection with It = 4 decreases notably with regard to SO detection (It = 1), 10 16) , throughput of SO-TSD is ≈5 times greater. To sum up, throughput of SISO-TSD It=4 is between 5-10 times lower than that of SO-TSD, being the throughput degradation smaller for higher T values. It should be additonally noticed that while a throughput improvement by a factor of ≈7 can be achieved by varying T in SO-TSD, only half of this improvement (≈3) is achievable by SISO-TSD It=4 . Table 4 shows the area breakdown of the proposed SISO-TSD design, extracted from pre-layout synthesis reports. In order to provide technology-independent area characterization, the number of gate-equivalents (GEs) is additionally specified. 11 A total area of 0.24 mm 2 is required, representing an increase of ∼16 % with regard to the SO-TSD implementation (disregarding memory). In both SO/SISO-TSD, ∼40 % of the area corresponds to memory (Section 7.1) and ∼60 % to the SISO-TSD core (Section 7.2). The control path represents small area overhead (∼2 %). Regarding the SISO-TSD core, obtained results evince that those modules involved in the soft-output computation (SAU+LCU) present the highest hardware complexity, as expected from the computational complexity analysis in Section 5. Similar result is observed in [25] MHz. The reported total power consumption is detailed in Table 5 . As illustrated, memory consumes ∼30 % of the total power for SISO-TSD. A slightly lower proportion is observed regarding SO-TSD, since VLAMEM is not required. Concerning the TSD core, the observed power consumption results are in line with the obtained results on area. The greatest dissipation value corresponds to the soft-output computation modules (∼20 %), followed by ICU and NEU (∼10 %). Remaining entities consume <7 % of the total power. In comparison with the SO-TSD, those units forwarding (NEU, RAU, LDU) and/or processing (MCU, SAU) a-priori information (Section 7.2) consume ∼30 %-50 % more power. This represents an overall increase of ∼27 % for the SISO-TSD core, while ∼40 % higher power consumption is observed for the complete design (including memory), mainly contributed by the inclusion of VLAMEM.
Area
Results Discussion
In this work the first implementation of a SISO-TSD detector has been presented, combining the low complexity and good BER performance of the TSD algorithm with the high throughput of highly parallel and pipelined architectures. In order to ratify the efficiency of the proposed realization, a comparative analysis including relevant state-of-the-art tree-searchbased MIMO detectors from literature [22, [27] [28] [29] is summarized in [29] , where only It = 2 is examined. It is additionally worth mentioning that in order to allow fair comparison of designs based on different implementation technologies, presented results have been appropriately scaled (as detailed in Table 6 ). For simplicity and comparability with results from literature, hardware cost of the input and output memory buffers (Section 7.1) is in the following disregarded.
Throughput
In order to provide reliable throughput comparison, throughput normalized to f max (τ / f max ) is considered. It should be noticed that the implementations proposed in this work as well as in [27] present variable throughput (depending on SNR), in contrast to realizations in [28, 29] and [22] (fixed throughput). Variable throughput is hence compared by considering average throughput at 10 −5 BER (1 % FER in [27] ) as indicated in Table 6 . As illustrated, SO-TSD outperforms in terms of τ / f max all the considered SO-detectors, with exception of [22] . In this regard, it should be noticed that [22] reports peak throughput. Considering SO-TSD 13 It should be noticed that presented SNR↔BER-performance trade-offs differ not only depending on the detection algorithm, but also on dissimilarities of the considered communications system model (e.g. channel fading, channel correlation, decoder type, code rate, . . . ). For further details, the corresponding citations are referred. maximum throughput of 1.1 Gbps, a τ / f max ratio close to that of [22] is then obtained. Moreover, [22] achieves a very high throughput at the cost of ∼3 times greater gate count compared to the proposed TSD. Regarding SISO-realizations, τ / f max of SISO-TSD is ∼4.5 times better than that of [27] . It should be noticed that in [29] It = 2 is considered, hence achieving higher throughput than that of [27] and this work (It = 4). SISO-TSD with It = 2 achieves τ / f max ≈ 0.3, approaching that of [29] . Table 6 compares the silicon area (in mm 2 ) as well as the gate count (in kGEs) corresponding to the considered detectors. Both SO-TSD and SISO-TSD consume less area (gate count) than considered realizations, with exception of [28] . In this case it should be noticed that [28] supports only 16-QAM modulation, while this work supports 64-QAM. Based on the overall computational complexity c total depicted in Table 2 for 16and 64-QAM, gate count of SISO-TSD can be roughly estimated 14 as 84 × 540 340 ≈ 53 kGE for 16-QAM, very closely approaching the area of the efficient implementation proposed in [28] . 14 Estimation based uniquely in the overall computational complexity, disregarding register savings. Further area reduction should be expected if the latter was taken into account.
Area
Normalized Hardware Efficiency (NHE)
In order to perform a fair comparison, the normalized hardware efficiency (NHE) is additionally examined. It is defined as the ratio between the core area (kGE) and the throughput (scaled to the same technology) [15] . SO-TSD presents a good efficiency ratio, outperforming the implementation in [27] . Patel et al. [22] and [28] present a slightly better ratio due to the consideration of peak throughput and the simpler modulation scheme (16-QAM) employed, respectively. Regarding SISO detection, TSD outperforms by far the efficiency ratio of [27] . Wu and Masera [29] presents a better ratio since only It = 2 is considered, leading to higher throughput than for It = 4. For SISO-TSD with It = 2, a more comparable ratio is observed (0.7 KGE/Mbps).
Power Consumption
Due to lack of results on power consumption reported in literature, comparison is here limited to SO-detector realizations. The architecture presented in [22] reaches a very high clock frequency (833 MHz) and inherently very high (peak) throughput (2000 Mbps), consequently leading to high power consumption. Corresponding SO-TSD and SISO-TSD power consumption is 4 and 3 times lower, respectively. Measurement results of a system on a chip (SoC) including the SO-TSD module can be found in [26] .
SISO vs. SO Detectors
As explained in previous sections, the existing SO-TSD implementation [5] has been extended in this work in order to enable processing of a-priori information. In contrast to comparable SISO-detectors ( [27, 29] ), f max of the proposed SISO-TSD realization is not degraded in comparison to the SO-TSD. Likewise, the area increase (14 kGE) due to processing of a-priori information is small (16 %) in comparison to the designs reported in literature (∼76 % in [27] and ∼50 % in [29] ). Regarding the power consumption (and inherently the energy per bit), an increase of ∼27 % is observed. As additionally depicted, SISO-TSD achieves 10 times lower throughput than SO-TSD for the considered T = 8. It is nevertheless possible to achieve beyond 100 Mbps with It = 4 and more than 1 Gbps with It = 1, by adjusting T of SISO-TSD as described in Section 8.1. Additionally, strategies further reducing n (i.e. further enhancing the throughput) have been recently proposed for the SISO-TSD in [24] .
Conclusion and Future Work
In this work key strategies enabling the first efficient implementation of the SISO-TSD algorithm have been presented. A novel flexible 8-bit fixed-point representation has been utilized, significantly reducing the complexity compared to state-of-the-art implementations requiring >10 bits (e.g. [27] ). Presented regularization and architectural concepts permit efficient application of pipelining and parallelization approaches. The costs of processing a-priori information have been additionally analyzed. Considering a 4 × 4 MIMO system with 64-QAM, the SISO-TSD implementation presents only 16 % larger area and 27 % higher power consumption than the previous SO-TSD realization, whereas a SNR gain of up to ∼3.2 dB is provided for It = 4. The proposed VLSI design incorporates sophisticated concepts to reduce the algorithm computational complexity as well as parallelization strategies for throughput enhancement. In combination with the definition of a suitable architecture, a high-throughput, low-hardware-complexity and low-power-consumption implementation is enabled. Resulting implementation has been shown to be well suited for iterative receiver architectures, outperforming in most aspects similar approaches (e.g. STS-SD) and achieving data rates comparable to or even greater than less complex and more parallelizable detection strategies (e.g. K-Best, FSD). The presented realization has in general demonstrated to reduce the hardware cost with regard to comparable state-of-the-art realizations. The clearly outstanding implementation results, together with scalability and parallelizability, make the proposed design a very favorable candidate for MIMO detection in a wide range of applications.
Future work will target further throughput improvement by exploiting SIMD vectorization and possibly increasing frequency by optimizing the critical path. In addition to this, architecture optimization for further reduction of area and power consumption are planned.
